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Abstract
Neuromorphic computing, an emerging non-von Neumann computing mimicking the 
physical structure and signal processing technique of mammalian brains, potentially 
achieves the same level of computing and power efficiencies of mammalian brains. This 
chapter will discuss the state-of-the-art research trend on neuromorphic computing with 
memristors as electronic synapses. Furthermore, a novel three-dimensional (3D) neuro-
morphic computing architecture combining memristor and monolithic 3D integration 
technology would be introduced; such computing architecture has capabilities to reduce 
the system power consumption, provide high connectivity, resolve the routing congestion 
issues, and offer the massively parallel data processing. Moreover, the design methodology 
of applying the capacitance formed by the through-silicon vias (TSVs) to generate a mem-
brane potential in 3D neuromorphic computing system would be discussed in this chapter.
Keywords: memristor, synapse, three-dimensional integrated circuit, neuromorphic 
computing, analog/mixed-signal circuit design, monolithic 3D integration
1. Introduction
The continued success of the development in the modern von Neumann computing system 
was firstly enabled by the increment of the transistor integration density, followed by the 
multicore computing architecture. However, hindered by the fabrication process and size 
incompatibility between technologies of the complementary metal-oxide-semiconductor 
(CMOS) and the memory, central computing units (CPUs) and memory are located separately 
in resulting that the communication bus is inevitable. This communication bus becomes an 
energetic and speed bottleneck in this architecture. Furthermore, the transistor size shrinking 
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trend is even harder to catch Moore’s prediction due to the physical limitations [1]. As the 
density of data continuously escalates, extracting valuable information becomes computa-
tionally expensive, even for supercomputers. Meanwhile, the amount of energy required for 
supercomputers poses doubt on whether the increased performance is affordable.
On the other hand, as human beings, our brains have capabilities of learning and analyz-
ing surrounding information with merely 20 W of power consumption [2]. Inspired by the 
working mechanism of the nervous system, the performance development of the computing 
system has led to a novel nontraditional computing architecture, namely, the neuromorphic 
computing system. The neuromorphic computing system was proposed by Carver Mead in 
the 1980s to mimic the mammalian neurology using the very-large-scaled-integrated (VLSI) 
circuit [3]. Figure 1 illustrates the difference between the von Neumann architecture and the 
neuromorphic computing system. As powerful as the brain, the neuromorphic computing sys-
tem potentially solves computing-intensive tasks that are only handled by the human brains 
before. These multifaceted tasks include speech recognition [4–6], character recognition [7, 8], 
grammar modeling [9], noise modeling [10], as well as the generation and prediction of cha-
otic time series [11, 12], etc. However, state-of-the-art neuromorphic chips with the traditional 
CMOS technology and the two-dimensional (2D) design methodology cannot meet the ener-
getic and speed requirements at large-scale neuron and synapse realization [13–17]. In order 
to address this issue, recently, a three-dimensional (3D) neuromorphic computing architecture 
combining the memristors as electronic synapses is proposed and investigated [18–20].
This chapter is organized as follows, Section 2 introduces the background information of the 
neuromorphic computing, Section 3 discusses various neural models and their corresponding 
hardware implementations, Section 4 describes the biological reasons for employing mem-
ristive devices as electronic synapses, Section 5 illustrates the proposed 3D neuromorphic 
computing architecture, and at last, Section 6 draws some conclusions.
2. Neuromorphic computing
The digital computer based on the von Neumann architecture has powered our society for 
more than 40 years with its constant increment on computing capability. Figure 2 shows the 
diagram of the typical von Neumann architecture. In this architecture, central computing 
Figure 1. Architectures of (a) von Neumann computing system and (b) neuromorphic computing system.
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units (CPUs) and memory units are physically separated at different locations due to their 
incompatibilities of fabrication process and size. A communication bus is used for the data 
transferring between them. In order to perform the Boolean algebra and arithmetic, the data 
stored in the memory need to be retrieved from the memory to CPU and be transferred back to 
memory after computing. These processes would be repeated a million times for accomplish-
ing a data-intensive computing task; consequently, the communication bus connecting CPUs 
and memory inevitably becomes the energetic and speed bottleneck. Moreover, for achieving 
more powerful computing capability with low-power consumption, the transistor scaling and 
operating frequency increment is becoming the direction of technological development.
To achieve high computing capability, an extremely large number of transistors have been 
compressed in a single CPU. Furthermore, the power consumption is almost linear dependent 
proportionally with operation frequency [21]. This means that the power consumption and 
computing capability need to be balanced and cannot be achieved simultaneously with recent 
CMOS technology under the von Neumann architecture. On the contrary, scientists have 
noticed that the human brain has an excessive computing and energy efficiency [22]. With the 
idea and hypotheses to build a brain-like computing machine, the concept of neuromorphic 
computing was proposed by Dr. Mead [3]. The significance of the neuromorphic computing 
is not only for building a more-powerful computer, but also can potentially reveal the funda-
mental operating mechanism of the human brain. Another similar well-known concept is the 
artificial neural networks (ANNs), which is an attempt of simulating the neural network con-
figuration of the brain, thereby to study the function of the brain [23, 24]. The main differences 
between neuromorphic computing and conventional ANNs are the former focuses more on 
the physical realization on the brain structure, while the latter studies the mathematical mod-
els of human brain structure. Neuromorphic computing is expected to offer an intelligent 
machine beyond the modern digital computer with capabilities of adaptive, distributive, cog-
nitive computing, and perceptive computing. These capabilities fundamentally come from 
the unique architecture, computing/memory units, signal encoding scheme, and operating 
algorithms of the neuromorphic computing system.
To successfully implement a neuromorphic computing system, a comprehensive understand-
ing of the differences between the human brain and von Neumann-based computer would be 
conducive to reverse engineering the brain, thus implementing the neuromorphic computing 
system. Figure 3 illustrates the main difference between the human brain and the von Neumann 
Figure 2. (a) The von Neumann architecture, (b) digital signal in computer.
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architecture from the device to the algorithm levels. In a brain-like neuromorphic computing sys-
tem, blocking devices (computing units and memory units) need to be replaced from traditional 
CPUs and SRAMs to artificial electronic neurons and synapses. This is the first step for mimick-
ing the brain at a device level. Unlike computing units in the CPUs that perform the binary 
code–based computing, the data in electronic neurons and synapses need to be represented in a 
spike sequence format for generating the brain-like signals [22]. Then, these electronic neurons 
and synapse are interconnected with each other in a brain-like neural network configuration 
at the architecture level, which is demonstrated in Figure 3. Spiking signals would be used for 
communication in this architecture. This neural network-based architecture eliminates the long 
signal transferring distance between CPUs and the memory in von Neumann architecture since 
the computing can be performed by neurons with the data extracted from adjacent memories 
(synapses). Due to the unique non-von Neumann architecture and spiking encoding scheme 
of the neuromorphic computing system, the binary algebra is not suitable for this system any-
more. In the field, neural network-based machine learning algorithms are widely considered as 
the ideal candidate for running neuromorphic computing system.
Although fundamental functions of the brain are still under investigation, two main elements: 
neuron and synapse are well studied at the cellular level. The structure of a neuron is shown in 
Figure 4. There are four main parts of each neuron, whose functionalities are summarized as:
• Dendrite: the organ that receives spiking signals from other neurons,
• Soma (neuron body): generates/sends spiking signals to the axon under the condition of 
the integration of received spiking signal levels, which exceed a specific threshold voltage;
• Axon: propagates spiking signals to other neurons,
• Synapse: a space between the axon of the presynapse neuron and dendrite of the postsyn-
apse neuron. It is widely considered as a memory organ in the brain by storing the memory 
information in its connectivity strength.
Figure 3. Comparison between brain computing architecture, von Neumann computing architecture, and neuromorphic 
computing architecture.
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Unlike the rigid connection configuration of computing units and memory in the von 
Neumann architecture (Figure 2), neurons and synapses can be connected to each other in 
different topologies. Figure 5 depicts three mainstream neuromorphic computing architec-
tures named as the distributed neuromorphic computing architecture, cluster neuromorphic 
computing architecture, and associative neuromorphic computing architecture [13].
Firstly, the distributed neuromorphic computing architecture (DNCA) decomposes central-
ized computing units and memory units in a distributed brain-like network structure. In this 
architecture, neurons and synapses are located close to each other to minimize the signal 
propagation distance through communicating only with the adjacent electronic synapse 
(memory data).
Secondly, in the human brain, different types of sensory signals (for example somatic, tactile, 
auditory, visionary, olfactory, and gustatory signals) are routed and processed in different 
regions of the brain [22]. The cluster neuromorphic computing architecture (CNCA) is pro-
posed to realize this signal processing methodology of the human brain. In this architecture, 
the proposed DNCA is divided into multiple regions, which are intrinsically responsible for 
processing signals captured by different types of sensory devices independently. This sig-
nal processing technique enables the CNCA to process multiple massive signals parallel in 
various regions with distributedly located neurons and synapses, thereby, realizing a parallel 
computing capability inherent similar to the human brain.
Figure 4. Neuron structure.
Figure 5. The neuromorphic computing architectures: (a) distributive neuromorphic computing architecture, (b) cluster 
neuromorphic computing architecture, and (c) associative neuromorphic computing architecture [13].
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Thirdly, the human brain has a powerful unsupervised learning ability, which enables us to 
learn from our experiences. A well-known learning mechanism named associate memory is 
to associate different types of signals captured by various sensing organs together [22] so that 
it correlates these signals. Based on the CNCA, a novel architecture, we defined it with the 
name of associative neuromorphic computing architecture (ANCA), is proposed. Figure 5(c) 
illustrates this architecture. In this architecture, original signals captured from surrounding 
environments are processed in different regions. After that, the abstracted information would 
couple to each other to construct an associative natural network. The simplified ANCA with 
two neurons and one synapse has been investigated [25].
3. Neuron design
3.1. Neuron models
In the field of neuroscience, the research on the investigation of biological neurons has 
been continued in the past decade [26–31]. As discussed in Section 2, a neuron consists 
of four major elements, namely, dendrites, soma, axon, and synapse. Within the nervous 
system, signals are collected and transmitted to the soma by dendrites. The soma serves as 
the central processing unit where the nonlinear transformation carries out. When the input 
signal exceeds the threshold level, an output signal is generated, or so-called the firing 
process. The output signal is then transmitted along the axon, and to other neurons through 
the synapse. In a biological neuron, signals are in form of a nerve impulse, namely, action 
potential or spike [32].
When the signal, also known as the stimulus, from dendrites does not reach the critical thresh-
old level, the membrane potential will leak out; otherwise, an action potential is generated. 
After the firing process takes place, the neuron will go through a refractory period, where the 
neuron is less likely to fire, and eventually reset to its initial state. This process is known as 
the firing and resting of a biological neuron, as illustrated in Figure 6 [31]. Several well-known 
and representative neuron models are investigated, which include the integrate-and-fire (IF) 
model [26], Fitzhugh-Nagumo (FF) model [28], Hodgkin-Huxley (HH) model [33], and leaky 
integrate-and-fire (LIF) model [29]. The simplified electronic circuit representation of these 
neuron models is demonstrated in Figure 7.
3.2. Hodgkin-Huxley (HH) and Fitzhugh-Nagumo (FN) neuron model
Compared to the data that are extracted from the IF neuron, the HH neuron is found to be 
biologically meaningful and realistic [34]. The primary goal of the HH neuron is to mimic the 
electrochemical information transmission of a biological neuron [27]. Figure 7(c) demonstrates 
the simplified electronic circuit model of the HH neuron. The dynamic of the firing potential 
is described by a fourth-order nonlinear differential equation, which could be simplified as
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where  g 
i
 is the conductance parameter for different ion channels (sodium Na, potassium K, 
etc.), and  I 
i
 ( E i ,  V m ) is the ion current with controlling variable as a function of time [33]. Although the HH neuron closely mimics the biological behavior of neurons, due to its design complex-
ity, its electronic circuit model is not widely used in the hardware implementation, whereas 
the FN neuron is considered as the simplification of the HH neuron, as shown in Figure 7(b). 
Its mathematical expression could be written as
  
d V 
m
 
 ____
dt
  =  V 
m
 −   V m 
3
 ___3 − w +  I ex , (2)
where  w is the linear recovery variable. Although the FN neuron reduces the four-dimensional 
set of the equations down to a two-dimensional one, the hardware implementation of the FN 
Figure 6. Action potential of a biological neuron.
Figure 7. Simplified neuron models of (a) integrate-and-fire, (b) Fitzhugh-Nagumo, (c) Hodgkin-Huxley, and (d) leaky 
integrate-and-fire.
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neuron is still excessive challenging due to its high circuit design complexity inherent from 
its highly nonlinear behavior.
3.3. Leaky integrate-and-fire (LIF) neuron model
The LIF neuron model, as illustrated in Figure 7(d), is constructed based on the traditional IF 
neuron. Its leakage property mimics the diffusion of ions that occur through the membrane 
when the equilibrium is not reached in the cell. The dynamic of the firing potential could be 
expressed as:
  C 
m
 ∙  
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m
 
 ____
dt
 +  I 
leak
  =  I 
ex
 , (3)
where  I 
leak
 is the leakage current. Similar to the traditional IF neuron, the membrane potential 
is initially charged up by the excitation current. An action potential is generated once the 
membrane potential exceeds the threshold level; otherwise, all charges will be leaked out. 
After the firing process takes place, the membrane capacitor in the LIF neuron will be fully 
discharged to the resetting state. Hence, the LIF neuron processes both firing and resting 
properties, which has an adequate resemblance to the biological neuron and relatively easier 
to implement using analog electronic circuits.
Compared to other neuron models, the LIF neuron plays a major role in the neuron design 
due to its compact structure, robust performance, and adequate resemblance to the biologi-
cal behavior of neurons. The simplified analog electronic circuit model of the LIF neuron is 
demonstrated in Figure 8.
In the analog electronic circuit model of the LIF neuron, there are several key parameters that 
need to be carefully designed; for instance, the excitation current  I 
ex
 , the membrane capacitor 
C 
m
 , the threshold level  V 
th
 , and the leakage current  I 
leak
 . In Eq. (4), the membrane potential is 
controlled by the excitation current and the leakage current, or vice versa. A simple resistor 
model is adapted to represent such relation; thus, Eq. (3) could be rewritten as
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dt
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where  R 
leak
 defines the weighted resistance of the leakage current. By solving Eq. (4), the expres-
sion of the membrane potential could be determined as
  V 
m
  =  I 
ex
 ∙  R 
leak
 −  e  t _______  R leak ∙ C m . (5)
3.4. Signal intensity encoding neuron
In order to model the input intensity-dependent firing characteristic of neurons [22, 35], the 
signal intensity encoding neuron (SIEN) is designed, as depicted in Figure 9 [36].
In this design, the input current is transferred into a voltage signal by a transimpedance 
amplifier (TIA), such that the oscillating frequency of a current-starved-voltage controlled 
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oscillator (VCO) can be regulated. The oscillating rate of the VCO is highly dependent upon 
integrated input stimulus signals. The final stage of the SIEN is formed by the parallel struc-
ture of a resistor and a capacitor to model charging and discharging behaviors of biological 
neurons, as depicted in Figure 10, whereas simulation results of the spiking signal are plotted 
Figure 8. Simplified analog electronic circuit model of the LIF neuron.
Figure 9. The diagram of the SIEN.
Figure 10. Simplified design scheme of the SIEN.
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Figure 11. Spiking signals with respect to various stimulus voltage levels.
Figure 12. The structure of the synapse [22].
in Figure 11. In Figure 11, with higher input signal amplitudes, the firing rate increases cor-
respondingly, which simulates the input intensity-dependent firing characteristic of the neu-
rons in real biological systems.
4. Memristor as synapse
In the human brain, a synapse is defined as the structure connecting two neurons as shown in 
Figure 12. When a presynaptic action potential (spiking signal) approaches to the synapse, the 
chemical neurotransmitter molecules would be released to the synapse. The neurotransmitter 
would be diffused across from the presynaptic neuron cell to the postsynaptic neuron cell 
within the synapse. When the neurotransmitter arrived at the terminal of the postsynaptic 
cell, a spiking signal would be stimulated. The magnitude of the stimulated spiking signal 
Advances in Memristor Neural Networks – Modeling and Applications34
at the postsynaptic cell is highly dependent on the amount of the neurotransmitter received. 
A larger amount of neurotransmitter molecules stimulate a larger magnitude spiking signal, 
vice versa. In general, the large magnitude of spiking signal at the terminal of presynaptic 
neurons would stimulate more neurotransmitters. However, with the repeated stimulus in 
a short time (~hundreds of millisecond), the neurotransmitters released to the synapse from 
presynaptic neurons reduce gradually, which results in stimulating a smaller magnitude 
spiking signal in the postsynaptic neuron.
This phenomenon was investigated by Dr. Kandel’s research on Aplysia [22]. In experi-
ments depicted in Figure 13, the stimulus was repeatedly applied to the Aplysia’s sensory 
neurons. When the constant stimulus was repeatedly applied to the sensory neuron mul-
tiple times (1, 2, 5, 10, 15), the magnitude of spiking signal stimulated in the response neu-
ron (L7
G
) decreases accordingly [22]. This indicates that the previous stimulus captured by 
the sensor neuron is somehow stored in the neural network system through modifying the 
connectivity strength between neurons. In Dr. Kandel’s experiments, the neural network 
is relatively small that is only constructed by two neurons. The connectivity strength of 
the synapse is defined as the weight. The weight value can be modified in two directions 
(strengthen or weaken) by both excitatory and inhibitory stimuli. This feature is called as 
the plasticity of a synapse.
In order to physically realize the biological plasticity of a synapse, several features need to 
be satisfied. Firstly, the device should have only two terminals that are used for connecting 
the presynaptic and postsynaptic neurons, respectively. Secondly, the device should have a 
signal attenuation capability to mimic the plasticity of a synapse, and this capability should 
be reversible. All these features make the nanoscale two-terminal device memristor, also 
named as resistive RAM (RRAM), to be an ideal candidate for the electronic synapse imple-
mentation. The resistance of the memristor is reversibly programmable with the applied 
voltage pulse stimulus on its two terminals. When the voltage stimulus is applied on its two 
terminals, its resistance would be gradually changed between its low-resistance state (LRS) 
and high-resistance state (HRS). Typically, the memristor is constructed by the metal-insu-
lator-metal (MIM) configuration as illustrated in Figure 14(a). The decrease of resistance 
of the memristor is due to the formation of the conductive filament in the insulator layer. 
Transmission electron microscopy (TEM) photos of conductive filaments are demonstrated 
in Figure 14(b). This breakdown phenomenon of the insulator can be recovered by applying 
Figure 13. A sample of five identical action potential numbers 1, 2, 5, 10, and 15 along with the corresponding motor 
response signals of diminishing strength recorded at the motor neuron (identified by L7
G
) (top) [37].
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Figure 15. Two-dimensional crossbar structure of the memristor.
a reversed stimulus at the terminals, which consequently resets the memristor from its LRS 
to HRS. The physical mechanism of this reset behavior is the deconstruction of the conduc-
tive filament as illustrated in Figure 14(b).
In general, the MIM structure of the memristor is fabricated massively in a 2D crossbar struc-
ture as depicted in Figure 15. In this structure, memristors are sandwiched between two lay-
ers of nanowires. The area of a single cell is 4F2, where the F is the minimum lithographic 
feature size dictated by technology node.
In order to further enhance the device density, the 2D crossbar structure of the memristor can 
be extended vertically into 3D space. There are two types of 3D RRAM (memristor) structures 
that can be used as 3D synaptic arrays: horizontal RRAM (H-RRAM) and vertical RRAM 
(V-RRAM), which are shown, respectively, in Figure 16.
In both structures, the area of the device size is  4 F 2  / n , where n is the number of the stacked lay-
ers. The number of critical lithography masks for H-RRAM structure increases linearly with 
Figure 14. Illustration of the switching mechanism of a memristor: (a) switching process and (b) TEM images of the 
dynamic evolution of conductive filaments [38].
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increasing number of the stacked layers, while the number of masks for V-RRAM is relatively 
independent of the stacking number. With increasing number of the stacked layers, V-RRAM 
becomes, even more, cost-effective [39, 40].
5. Memristive three-dimensional neuromorphic computing system
The recent fabricated neuromorphic chips implement neurons and synapses using traditional 
2D CMOS and memory technology. In 2D placement methodology, a longer signal delivery 
distance is generally expected due to the routing density increment linearly with the number 
of connections, which inevitably increases die area, power consumption, etc. [41].
To address these limitations of the state-of-the-art neuromorphic chip designs, a novel 3D 
neuromorphic architecture is proposed to combine 3D-integrated circuit (3D-IC) technology 
with the memristor as the electronic synapse. Applying 3D integration technology to neuro-
morphic chips permits vertical routing paths of reduced nanoscale dimension, subsequently 
diminishing critical path lengths. It also decreases power consumption and shrinks die areas 
with high-complexity, high-connectivity, and massively parallel signal processing capability.
The benefits of applying 3D integration technology to neuromorphic chips design can be sum-
marized as follows:
1. address the 2D neuron routing congestion problem, thereby increasing interconnectivity 
and scalability of the NC network and reducing the critical-path lengths [42],
2. allow numerous 3D interconnections between hardware layers that offer high device 
interconnection density, low-power density, and broad channel bandwidth using fast and 
energy-efficient links;
3. provide a high-complexity, high-connectivity, and massively parallel-processing circuital 
system that can accommodate highly demanding computational tasks.
The diagram structure of the proposed 3D neuromorphic computing (3D-NC) architecture 
is shown in Figure 17(c). The multiple layers of the neural network can be implemented 
Figure 16. 3D RRAM integration structure: (a) horizontal 3D structure and (b) vertical 3D structure.
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through this structure. Figure 17(a) illustrates multiple layers of the neural network structure, 
in which the decomposed two layers are marked in a red box. These two layers of the neural 
network can be implemented through 3D integration technology, which fabricates the layer of 
memristor in the middle between two neuron layers as depicted in Figure 17(b). Besides, with 
the similar structure of Figure 17(b), a large scale of neural networks can be implemented by 
extending the 3D structure of two layers neural network repeatedly in a horizontal direction, 
which is demonstrated in Figure 17(c).
In these structures, the electronic synaptic array implemented with memristors is not in a tra-
ditional crossbar structure (Figure 18(a)), which suffers the sneaking path issue. The sneaking 
path is an undesired current path from the adjacent memristor cells marked as the white arrows 
in Figure 18(a). In order to eliminate this issue, the horizontal nanowires, which are used for 
reading/writing access, are physically disconnected in the design. Meanwhile, reading/writ-
ing access ports are located on the upper and bottom layers. Without electrical connections 
between adjacent memristor cells, the sneaking path issue can be fundamentally addressed.
Two 3D integration technologies have the potential for implementing the 3D-NC architecture 
in Figure 17(c), which are TSV (through-silicon via)-based and monolithic-based 3D integra-
tion technologies. The 3D integration technology with TSVs as vertical electrical connections 
has been studied for many years [19]. For TSV-based 3D integration technology, transistors 
are initially fabricated at separated wafers by traditional CMOS technologies. After that, two 
wafers are bonded together. In general, the capacitance between TSVs is large, which can 
cause capacitive coupling issue in a high-speed circuit. However, they can be used for imple-
menting the capacitance in neuron models, resulting in further reduction of the chip design 
area [43–45]. However, there are several technical challenges for the TSV-based 3D integra-
tion technology. Firstly, wafers need to be thinned to make the metal contact from TSVs for 
Figure 17. 3D neuromorphic computing architecture (a) Deep neural network, (b) 3D structure of two layers of neural 
network and (c) 3D structure of multiple layers of neural network.
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the bonding process. In these thinning processes, a lot of charges would be accumulated. 
These charges potentially cause electrostatic discharge (ESD) issue that can damage chips in 
bonding processes. Secondly, bonding the microscale TSVs needs extra effort to align them 
precisely. To overcome these challenges, another more aggressive 3D integration technology 
is proposed, which is called monolithic 3D integration. Unlike the TSV-based 3D technology, 
which uses a separate fabricate processes, the monolithic 3D technology integrates different 
layers of devices at a single wafer with nanoscale intertier vias serving as vertical connections. 
Due to the monolithic fabrication procedure, this 3D integration technology fundamentally 
eliminates the thinning and bonding processes. On the contrary, the main challenge for the 
monolithic 3D integration technology is the low-temperature fabrication constraint for upper 
layers, since the high fabrication temperature in upper layers would damage the lower layer 
transistors previously fabricated. This low-temperature requirement restricts the traditional 
CMOS transistor (fabricates at more than 1000 ⚬ C ) that does not fit the requirements for the 
upper layer circuitry implementation. Fortunately, several low-temperature transistors are 
the potential candidate to fit this requirement, such as FinFETs [46], carbon nanotube FETs 
[47, 48], etc. Table 1 summarizes state-of-the-art transistors that are fabricated at low tempera-
ture and potentially can be employed in the monolithic 3D integration technology [46]. With 
these emerging technologies, the monolithic 3D-NC with memristors as electronic synapses is 
becoming the most promising next-generation non-von Neumann computing platform.
6. Conclusion
The conventional concept of the neuromorphic computing is to physically rebuild brain-like 
neural networks through very-large-scale integration (VLSI) [3]. In this chapter, we introduce 
a possibility to use an emerging device named memristor as an electronic synapse to construct 
Figure 18. (a) The traditional crossbar structure of memristors and (b) disconnecting the horizontal connecting nanowire.
3D device FinFET Epi-like Si 
NWFET
Epi-like Si 
UTB
SOI-Si 
UTB
Poly-Si/Ge 
FinFET
IGZO OSFET
Thermal budget  ° C <400 <400 <400 <650 <400 <500
I_on/I_off > 10 7 > 5 ×  10 5 > 5 ×  10 5 > 10 7 > 10 7 > 10 21 
Table 1. The emerging transistors with low-fabrication temperature [46].
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a memristive neural network of the neuromorphic computing system, consequently, achiev-
ing a much smaller design area and power consumption. In this chapter, we also comprehen-
sively analyze functions of the biological synapse in cellular level and further introduce the 
reasons that memristor can be considered as an electronic synapse. In architecture level of 
neuromorphic computing, we introduce three novel architectures that are fundamentally dif-
ferent from the traditional von Neumann architecture by locating the computing units (neu-
rons) and memory units (synapse) distributedly. The realization of these three neuromorphic 
computing architectures potentially is a roadmap for implementing a power-efficient artificial 
intelligent system with self-learning capability.
Furthermore, the memristive neural network is generally implemented in the two-dimen-
sional design method. In this chapter, we introduce and discuss a novel hardware imple-
mentation trend that combines memristor and 3D-IC integration technology; such technology 
has the capabilities to reduce the system power consumption, provide the high-connectivity, 
resolve the routing congestion issues, and offer the massively parallel data processing capa-
bility. Moreover, the design methodology of applying the capacitance formed by the through-
silicon vias (TSVs) to generate a membrane potential in a 3D neuromorphic computing system 
is discussed in this chapter.
Moreover, there are several challenges that hinder the employment of the memristors as the 
electronic synapse, e.g., the reliability, variability, endurance, etc. Additionally, fabrication 
techniques of lower temperature transistors (FinFET, carbon nanotube FETs, etc.), which can 
be integrated monolithically on the top layers, demand further research effort to demonstrate 
the memristive 3D neuromorphic computing system discussed in this chapter. The proposed 
novel neuromorphic computing architectures (DNCA, CNCA, and ANCA) are considered 
potentially to be the roadmap for achieving a self-learning artificial intelligence that can 
directly learn from the surrounding environment and be adaptive to it. However, mathemati-
cal foundations of these architecture concepts are still unclear and missing, which need fur-
ther investigations in future.
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